Design of Efficient Low Power Flash ADC Using TIQ in 45 nm Technology
نویسندگان
چکیده
منابع مشابه
A SoC based low power 8-bit flash ADC in 45 nm CMOS technology
In modern VLSI design the transistor sizing and scaling has an considerable impact. There are very essential two constrains, which needs serious attention to the VLSI chip designer are high speed and low power consumption. Therefore in this paper an 8-bit 3 Gs/sec flash analog-to-digital converter (ADC) in 45nm CMOS technology is presented for low power and high speed system-on-chip (SoC) appli...
متن کاملDesign of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADC
The continued speed improvement of serial links and appearance of new communication technologies, such as ultra-wideband (UWB), have introduced increasing demands on the speed and power specifications of high-speed low-tomedium resolution analog-to-digital converters (ADCs).This paper presents the design of high speed and ultra low power comparator of a 4-bit ADC. The comparator used is Thresho...
متن کاملLow Power Flash ADC
In this paper, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1GHz, is implemented in a 1.2 V analog supply voltage. HSpice simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes less power i n a commercial 90n...
متن کامل2, 4 Bit Flash Adc Using Tiq Comparator
With the advancement of technology, data converters are widely used in modern communication and digital signal processing. ADCs are basic building blocks in many applications including storage systems, optical communication, radar communication, instrumentation and high-speed serial data links[1]. Different categories of ADC architectures are available based on their speed, resolution and power...
متن کاملReducing the Power Consumption in Flash ADC Using 65nm CMOS Technology
Today, given the extensive use of convertors in industry, reducing the power consumed by these convertors is of great importance. This study presents a new method to reduce consumption power in Flash ADC in 65nm CMOS technology. The simulation results indicate a considerable decrease in power consumption, using the proposed method. The simulations used a frequency of 1 GHZ, resulting in decreas...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Indian Journal of Science and Technology
سال: 2019
ISSN: 0974-6846,0974-5645
DOI: 10.17485/ijst/2019/v12i43/148901